

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV

ZONE

ECN

DESCRIPTION OF CHANGE

CK APPD

DATE

ENG APPD

DATE

C

399027

PRODUCTION RELEASED

09/09/05

?

D

C

B

A

PDF

CSA

CONTENTS

SYNC MASTER

DATE

1

1

Table Of Contents

N/A

N/A

2

2

Board Information

N/A

N/A

3

3

System Block Diagram

N/A

N/A

4

4

Power Block Diagram

N/A

N/A

5

5

Revision History

N/A

N/A

6

6

Q16C Pin Swaps

N/A

N/A

7

7

Functional Test Points

N/A

N/A

8

8

I2C Connections

N/A

N/A

9

9

JTAG Connections

N/A

N/A

10

10

Power Synonyms

N/A

N/A

11

11

Signal Synonyms

N/A

N/A

12

12

Power Inputs

N/A

N/A

13

13

Battery Charger

N/A

N/A

14

14

12.8V PBUS/PMU Supplies

N/A

N/A

15

15

5V/3.3V Supplies

N/A

N/A

16

16

1.8V/1.5V Supplies

N/A

N/A

17

17

2.5V Supply

N/A

N/A

18

19

Vesta Power & Misc

N/A

N/A

19

21

I2 Power

N/A

N/A

20

22

I2 Power Supplies

N/A

N/A

21

23

I2 Supplemental

N/A

N/A

22

24

I2 Miscellaneous

N/A

N/A

23

25

PCI Clock Buffer

N/A

N/A

24

26

LEDs/Reset/Debug

N/A

N/A

25

27

Power Management Unit (PMU05)

N/A

N/A

26

29

Power Sequencing

N/A

N/A

27

30

Fan Controller

N/A

N/A

28

31

ALS Support

N/A

N/A

29

32

Sudden Motion Sensor

N/A

N/A

30

33

Q16C Internal I/O I

N/A

N/A

31

34

Q16C Internal I/O II

N/A

N/A

32

35

I2 Processor Interface

N/A

N/A

33

36

A8 MaxBus (CPU0)

MULLET

08/02/2005

34

37

A8 Configuration Straps

MULLET

08/02/2005

35

38

A8 Power (CPU0)

MULLET

08/02/2005

36

39

CPU VCore Supply

N/A

N/A

37

46

CPU AVDD Supply

N/A

N/A

38

47

I2 Memory Interface

N/A

N/A

39

48

Memory Series Termination

N/A

N/A

40

50

DDR2 SO-DIMM Slot A

N/A

N/A

PDF

CSA

CONTENTS

SYNC MASTER

DATE

41

52

DDR2 SO-DIMM Slot B

N/A

N/A

42

55

M11 Frame Buffer Constraints

N/A

N/A

43

56

I2 AGP Interface

N/A

N/A

44

57

GPU (M11) AGP Interface

N/A

N/A

45

58

GPU VCore Supply

N/A

N/A

46

59

GPU (M11) Core Power

N/A

N/A

47

60

GPU (M11) I/O Power

N/A

N/A

48

61

GPU (M11) Frame Buffer I/F

N/A

N/A

49

62

GPU Frame Buffer A

N/A

N/A

50

63

GPU Frame Buffer B

N/A

N/A

51

64

GPU (M11) GPIOs/Straps

N/A

N/A

52

65

GPU (M11) Clocks/Misc

N/A

N/A

53

66

GPU (M11) DVI/DAC Outputs

N/A

N/A

54

67

Lower TMDS Transmitter

N/A

N/A

55

68

Upper TMDS Transmitter

N/A

N/A

56

69

Internal Display Conns

N/A

N/A

57

70

External Display Conns

N/A

N/A

58

71

BootROM

N/A

N/A

59

72

I2 PCI Interface

N/A

N/A

60

73

Q85 Airport/BT Connector

N/A

N/A

61

74

Cardbus

N/A

N/A

62

75

NEC USB2

N/A

N/A

63

81

I2 UATA Interface

N/A

N/A

64

82

HDD/ODD Connectors

N/A

N/A

65

84

I2 Ethernet Interface

N/A

N/A

66

85

Vesta Ethernet PHY

N/A

N/A

67

86

Ethernet Connector

N/A

N/A

68

88

I2 FireWire Interface

N/A

N/A

69

89

Vesta FireWire PHY

N/A

N/A

70

90

FireWire Ports

N/A

N/A

71

91

FireWire Series Term

N/A

N/A

72

92

I2 USB Interface

N/A

N/A

73

93

NEC USB2 Interface

N/A

N/A

74

100

Audio Board Connector

N/A

N/A

75

110

Spacing & Physical Constraints

N/A

N/A

76

111

Spacing & Physical Constraints 2

N/A

N/A

77

112

Cross Reference Page

78

113

Cross Reference Page

79

114

Cross Reference Page

80

115

Cross Reference Page

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-6929	1	SCHEM,MARIAS-STD,Q16C	SCH1		
820-1875	1	PCBF,MLB,Q16C	PCB1	CRITICAL	
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6MM	[EEE:SYU]		Q16C_BST_VRAM_S
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6MM	[EEE:TMK]		Q16C_BST_VRAM_H

8

7

6

5

4

3

2

1

DIMENSIONS ARE IN MILLIMETERS


XX : \_\_\_\_\_

X.XX : \_\_\_\_\_

X.XXX : \_\_\_\_\_

ANGLES : \_\_\_\_\_


DO NOT SCALE DRAWING



THIRD ANGLE PROJECTION

METRIC

DRAFTER	/	DESIGN CK	/
ENG APPD	/	MFG APPD	/
QA APPD	/	DESIGNER	/
RELEASE	/	SCALE	NONE
MATERIAL/FINISH NOTED AS APPLICABLE		SIZE	D

 Apple Computer Inc.

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


TITLE  
SCHEM,MARIAS-STD,Q16C


DRAWING NUMBER  
051-6929

REV.  
C

SHT 1 OF 115









	8	7	6	5	4	3	2	1
	REVISION HISTORY							
	EVT							
D	04/04/2005	- Beginning revision history						
	04/06/2005	- Made DDR2 and FB pin swaps as requested by CM						
	04/06/2005	- Moved connector moved to non-shared page						
	04/06/2005	- Changed vs grounds partition line as requested by CM						
	04/06/2005	- Made additional FB pin swaps						
	04/11/2005	- Changed DDR2 CS/CKE RPAKs to RPAK2P (added RP4871, RP4876)						
	04/11/2005	- Implemented more DDR2 pin swaps						
	04/11/2005	- Implemented FireWire pin swaps						
	04/11/2005	- Added remaining spacing and physical rule tables						
	04/12/2005	- Added upper LVDS channel to function test page						
C	04/12/2005	- Added battery sense resistor to 0.006 ohm (R1250)						
	04/12/2005	- Stuffed R2303 to disable FW port power when off on AC						
	04/12/2005	- Changed audio caps to XSR (CA033, CA050, CA051)						
	04/12/2005	- Corrected MIN LINE WIDTH properties on FP3V3 PWRON						
	04/12/2005	- Corrected TMD5 DIFFERENTIAL PAIR properties at DVI connector						
	04/12/2005	- Reduced MIN BECK WIDTH property on CPU to 0.2 mm for TMD5 parts						
	04/12/2005	- Corrected line and neck width properties						
	04/12/2005	- Added high/low swing BOMPTIONs for DVO on SI TMD5 parts						
	04/12/2005	- Added 1.5V DVO option to GPU						
	04/13/2005	- Removed series R isolating VG from digital ground on FW ports (per design guide)						
B	04/13/2005	- Changed GPU to M1						
	04/15/2005	- Moved FB series R to page 61						
	04/15/2005	- Updated status, VREF inputs and decoupling on GPU						
	04/18/2005	- Corrected synonym problems on PMU port usage						
	04/19/2005	- Added NO USB CORE VID mux						
	04/19/2005	- Added NO USB CORE VID mux						
	04/19/2005	- Corrected ENET power rail to PWRON from RUN (for Wake-on-LAN)						
	04/19/2005	- Fixed ENET LPWRK and VESTA R53P1 circuits per Vesta design guide						
	04/19/2005	- Changed R5380 to 6.34k to take GPU Vcore to 1.3V/1.05V						
	04/21/2005	- Added page 6 and modified pages 11, 35, 81 for design specific pin swaps						
A	04/22/2005	- Corrected STOP AGP L net name (hooked to I2 now) and removed redundant pullup						
	04/22/2005	- Added external pullups to replace missing internal I2 pullups						
	04/22/2005	- Added ADC caps at PMU						
	04/22/2005	- Corrected load change for Vesta FireWire crystal (to 18pF)						
	04/22/2005	- Disconnected POWERDOWN from Vesta LPWR 1394 pin						
	04/22/2005	- Corrected pulldown resistor value for 0.006 ohm battery current sense						
	04/22/2005	- Added CPU Vcore caps to 330 uF						
	04/22/2005	- Changed GPU FB MYREFs into separate dividers						
	04/22/2005	- Finiswapped UATA I/F DVO I/F USB pulldowns						
	04/22/2005	- Added extra cap at input to I2 USBVDD						
A	05/03/2005	- Added pullups to unused serial debug signals (DTR/RTS)						
	05/03/2005	- Added pullup to Vesta LPWR 1394						
	05/03/2005	- Added PD16 signal between HBD and ODD connectors						
	05/04/2005	- Various PB-free component replacements						
	05/05/2005	- Various PB-free component replacements						
	05/05/2005	- Finiswaps for I2 RPAKs to match up with Q41C style layout						
	05/10/2005	- Various PB-free component replacements						
	05/13/2005	- Various PB-free component replacements						
	05/16/2005	- Various PB-free component replacements						
	05/16/2005	- Added Synix VRAM option and PCAs						
A	05/19/2005	- Various PB-free component replacements						
	05/19/2005	- Added TBBN sync circuit						
	05/20/2005	- Various PB-free component replacements						
	05/20/2005	- Added DSP signal between HBD and ODD connectors						
	05/21/2005	- Corrected AGP INT L connection between I2 and GPU						
	05/21/2005	- Corrected VGA sync connections at GPU						
	05/23/2005	- Release as REV 01 for Pre-EVT/EVT						
	05/23/2005	- Added ZDB clock buffer for PCI clocks						
	05/23/2005	- Added ZDB clock buffer for PCI clocks						
	05/26/2005	- Various PB-free component replacements						
A	05/31/2005	- Removed SMC PIC microcontroller						
	05/31/2005	- Added 2 0.1uF caps to GPU Vcore regulator output						
	05/31/2005	- Corrected diff pair and spacing/physical rules on port connections						
	06/01/2005	- Corrected FireWire VP caps to 50V						
	06/01/2005	- Various PB-free component replacements						
	06/02/2005	- Released as REV 02 for EVT						
	06/03/2005	- Changed CPU clock series Rs to 0 ohms						
	06/03/2005	- Changed CPU clock series Rs to 10 ohms						
	06/03/2005	- Released as REV 03 for EVT						
	06/07/2005	- Updated ROM options on CPU Vcore and AVDD for 1.22, 1.30, and 1.33V						
A	06/07/2005	- Corrected alternate errors and a leaded table item						
	06/07/2005	- Released as REV 04 for EVT						
	06/07/2005	- Released as REV 04 for EVT						
	06/07/2005	- Released as REV 04 for EVT						
	06/07/2005	- Released as REV 04 for EVT						
	06/07/2005	- Released as REV 04 for EVT						
	06/07/2005	- Released as REV 04 for EVT						
	06/07/2005	- Released as REV 04 for EVT						
	06/07/2005	- Released as REV 04 for EVT						
	06/07/2005	- Released as REV 04 for EVT						
	06/07/2005	- Released as REV 04 for EVT						
A	06/28/2005	- Added 10K pullup to VIA REQ L						
	06/28/2005	- Changed Q2941 to level shift/pass FET to correct GPU VCore and CPU Vcore power sequencing						
	06/28/2005	- Moved R2943 to SYS PWRSE0 L L to correct trackpad power state in sleep						
	06/28/2005	- Moved R2943 to SYS PWRSE0 L L to correct trackpad power state in sleep						
	06/28/2005	- Moved R2943 to SYS PWRSE0 L L to correct trackpad power state in sleep						
	06/28/2005	- Moved R2943 to SYS PWRSE0 L L to correct trackpad power state in sleep						
	06/28/2005	- Moved R2943 to SYS PWRSE0 L L to correct trackpad power state in sleep						
	06/28/2005	- Moved R2943 to SYS PWRSE0 L L to correct trackpad power state in sleep						
	06/28/2005	- Moved R2943 to SYS PWRSE0 L L to correct trackpad power state in sleep						
	06/28/2005	- Moved R2943 to SYS PWRSE0 L L to correct trackpad power state in sleep						
	06/28/2005	- Moved R2943 to SYS PWRSE0 L L to correct trackpad power state in sleep						
A	07/06/2005	- Various PB-free replacements						
	07/06/2005	- Changed TMD5 drive strength resistors to 301 ohm, which was built at EVT						
	07/06/2005	- Added FET to allow PMU control of trackpad power sequencing						
	07/06/2005	- Added resistor mux for I2's MAXBUS I/O rail (PWRON vs RUN)						
	07/06/2005	- Changed CPU Vcore to 2-states only (no MUX)						
	07/06/2005	- Added resistor mux for I2's MAXBUS I/O rail (PWRON vs RUN)						
	07/06/2005	- Changed CPU Vcore to 2-states only (no MUX)						
	07/06/2005	- Added resistor mux for I2's MAXBUS I/O rail (PWRON vs RUN)						
	07/06/2005	- Changed CPU Vcore to 2-states only (no MUX)						
	07/06/2005	- Added resistor mux for I2's MAXBUS I/O rail (PWRON vs RUN)						
A	07/09/2005	- Removed 12.5MHz connection to TBBN (Leakage path)						
	07/09/2005	- Removed 12.5MHz connection to TBBN (Leakage path)						
	07/09/2005	- Removed 12.5MHz connection to TBBN (Leakage path)						
	07/09/2005	- Removed 12.5MHz connection to TBBN (Leakage path)						
	07/09/2005	- Removed 12.5MHz connection to TBBN (Leakage path)						
	07/09/2005	- Removed 12.5MHz connection to TBBN (Leakage path)						
	07/09/2005	- Removed 12.5MHz connection to TBBN (Leakage path)						
	07/09/2005	- Removed 12.5MHz connection to TBBN (Leakage path)						
	07/09/2005	- Removed 12.5MHz connection to TBBN (Leakage path)						
	07/09/2005	- Removed 12.5MHz connection to TBBN (Leakage path)						
	07/09/2005	- Removed 12.5MHz connection to TBBN (Leakage path)						
A	07/14/2005	- Added line width constraints to LTC1625 and CPU Vcore gate nodes						
	07/14/2005	- Added external I2 pullups in parallel with all I2 internal pullups						
	07/18/2005	- Changed CPU clock series R value to 19.2 ohm						

	8	7	6	5	4	3	2	1	
D	I2S Series Rs				Lower DVO Series Rs				D
	<div>MAKE_BASE=TRUE 22 I2S0 SB TO DEV DTO R == =RP1150P1 11 =RP1150P8 == I2S0 SB TO DEV DTO 7 74 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 22 I2S0 BITCLK R == =RP1150P2 11 =RP1150P7 == I2S0 BITCLK 7 74 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 22 I2S0 MCLK R == =RP1150P3 11 =RP1150P6 == I2S0 MCLK 7 74 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 22 I2S0 SYNC R == =RP1150P4 11 =RP1150P5 == I2S0 SYNC 7 74 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 22 I2S1 SB TO DEV DTO R == =RP1151P1 11 =RP1151P8 == I2S1 SB TO DEV DTO 30 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 22 I2S1 SYNC R == =RP1151P2 11 =RP1151P7 == I2S1 SYNC 30 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 22 I2S1 MCLK R == =RP1151P3 11 =RP1151P6 == I2S1 MCLK 30 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 22 I2S1 BITCLK R == =RP1151P4 11 =RP1151P5 == I2S1 BITCLK 30 MAKE_BASE=TRUE</div>				<div>MAKE_BASE=TRUE 53 GPU DVOD R&lt;16&gt; == =RP6720P1 54 =RP6720P8 == GPU DVOD&lt;16&gt; 55 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 53 GPU DVOD R&lt;4&gt; == =RP6720P2 54 =RP6720P7 == GPU DVOD&lt;4&gt; 54 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 53 GPU DVOD R&lt;7&gt; == =RP6720P3 54 =RP6720P6 == GPU DVOD&lt;7&gt; 54 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 53 GPU DVOD R&lt;6&gt; == =RP6720P4 54 =RP6720P5 == GPU DVOD&lt;6&gt; 54 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 53 GPU DVOD R&lt;11&gt; == =RP6721P1 54 =RP6721P8 == GPU DVOD&lt;11&gt; 54 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 53 GPU DVOD R&lt;9&gt; == =RP6721P2 54 =RP6721P7 == GPU DVOD&lt;9&gt; 54 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 53 GPU DVOD R&lt;10&gt; == =RP6721P3 54 =RP6721P6 == GPU DVOD&lt;10&gt; 54 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 53 GPU DVO HSYNC R == =RP6721P4 54 =RP6721P5 == GPU DVO HSYNC 54 55 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 53 GPU DVOD R&lt;3&gt; == =RP6722P1 54 =RP6722P8 == GPU DVOD&lt;3&gt; 54 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 53 GPU DVOD R&lt;5&gt; == =RP6722P2 54 =RP6722P7 == GPU DVOD&lt;5&gt; 54 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 53 GPU DVOD R&lt;13&gt; == =RP6722P3 54 =RP6722P6 == GPU DVOD&lt;13&gt; 55 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 53 GPU DVOD R&lt;12&gt; == =RP6722P4 54 =RP6722P5 == GPU DVOD&lt;12&gt; 55 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 53 GPU DVOD R&lt;2&gt; == =RP6723P1 54 =RP6723P8 == GPU DVOD&lt;2&gt; 54 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 53 GPU DVOD R&lt;1&gt; == =RP6723P2 54 =RP6723P7 == GPU DVOD&lt;1&gt; 54 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 53 GPU DVOD R&lt;0&gt; == =RP6723P3 54 =RP6723P6 == GPU DVOD&lt;0&gt; 54 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 53 GPU DVOD R&lt;14&gt; == =RP6723P4 54 =RP6723P5 == GPU DVOD&lt;14&gt; 55 MAKE_BASE=TRUE</div>				
	UATA Series Rs				Upper DVO Series Rs				C
	<div>MAKE_BASE=TRUE 63 UATA DD R&lt;12&gt; == =RP8150P1 63 =RP8150P8 == UATA DD&lt;12&gt; 7 63 64 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 63 UATA CS0 L R == =RP8150P2 63 =RP8150P7 == UATA CS0 L 7 63 64 MAKE_BASE=TRUE (IDE_CS1FX_L)</div> <div>MAKE_BASE=TRUE 63 UATA DD R&lt;14&gt; == =RP8150P3 63 =RP8150P6 == UATA DD&lt;14&gt; 7 63 64 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 63 UATA DD R&lt;11&gt; == =RP8150P4 63 =RP8150P5 == UATA DD&lt;11&gt; 7 63 64 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 63 UATA DD R&lt;7&gt; == =RP8151P1 63 =RP8151P8 == UATA DD&lt;7&gt; 7 63 64 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 63 UATA DD R&lt;2&gt; == =RP8151P2 63 =RP8151P7 == UATA DD&lt;2&gt; 7 63 64 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 63 UATA DD R&lt;3&gt; == =RP8151P3 63 =RP8151P6 == UATA DD&lt;3&gt; 7 63 64 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 63 UATA DD R&lt;15&gt; == =RP8151P4 63 =RP8151P5 == UATA DD&lt;15&gt; 7 63 64 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 63 UATA DD R&lt;9&gt; == =RP8152P1 63 =RP8152P8 == UATA DD&lt;9&gt; 7 63 64 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 63 UATA DD R&lt;4&gt; == =RP8152P2 63 =RP8152P7 == UATA DD&lt;4&gt; 7 63 64 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 63 UATA DD R&lt;6&gt; == =RP8152P3 63 =RP8152P6 == UATA DD&lt;6&gt; 7 63 64 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 63 UATA DD R&lt;5&gt; == =RP8152P4 63 =RP8152P5 == UATA DD&lt;5&gt; 7 63 64 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 63 UATA DA R&lt;2&gt; == =RP8153P1 63 =RP8153P8 == UATA DA&lt;2&gt; 7 63 64 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 63 UATA DD R&lt;8&gt; == =RP8153P2 63 =RP8153P7 == UATA DD&lt;8&gt; 7 63 64 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 63 UATA DD R&lt;10&gt; == =RP8153P3 63 =RP8153P6 == UATA DD&lt;10&gt; 7 63 64 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 63 UATA DA R&lt;0&gt; == =RP8153P4 63 =RP8153P5 == UATA DA&lt;0&gt; 7 63 64 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 63 UATA DD R&lt;13&gt; == =RP8154P1 63 =RP8154P8 == UATA DD&lt;13&gt; 7 63 64 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 63 UATA DD R&lt;0&gt; == =RP8154P2 63 =RP8154P7 == UATA DD&lt;0&gt; 7 63 64 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 63 UATA DD R&lt;1&gt; == =RP8154P3 63 =RP8154P6 == UATA DD&lt;1&gt; 7 63 64 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 63 UATA DA R&lt;1&gt; == =RP8154P4 63 =RP8154P5 == UATA DA&lt;1&gt; 7 63 64 MAKE_BASE=TRUE</div>				<div>MAKE_BASE=TRUE 53 GPU DVO DE R == =RP6821P1 55 =RP6821P8 == GPU DVO DE 54 55 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 53 GPU DVO VSYNC R == =RP6821P2 55 =RP6821P7 == GPU DVO VSYNC 54 55 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 53 GPU DVO CLKP R == =RP6821P3 55 =RP6821P6 == GPU DVO CLKP 54 55 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 53 GPU DVOD R&lt;8&gt; == =RP6821P4 55 =RP6821P5 == GPU DVOD&lt;8&gt; 54 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 53 GPU DVOD R&lt;21&gt; == =RP6822P1 55 =RP6822P8 == GPU DVOD&lt;21&gt; 55 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 53 GPU DVOD R&lt;19&gt; == =RP6822P2 55 =RP6822P7 == GPU DVOD&lt;19&gt; 55 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 53 GPU DVOD R&lt;17&gt; == =RP6822P3 55 =RP6822P6 == GPU DVOD&lt;17&gt; 55 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 53 GPU DVOD R&lt;15&gt; == =RP6822P4 55 =RP6822P5 == GPU DVOD&lt;15&gt; 55 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 53 GPU DVOD R&lt;20&gt; == =RP6823P1 55 =RP6823P8 == GPU DVOD&lt;20&gt; 55 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 53 GPU DVOD R&lt;22&gt; == =RP6823P2 55 =RP6823P7 == GPU DVOD&lt;22&gt; 55 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 53 GPU DVOD R&lt;23&gt; == =RP6823P3 55 =RP6823P6 == GPU DVOD&lt;23&gt; 55 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 53 GPU DVOD R&lt;18&gt; == =RP6823P4 55 =RP6823P5 == GPU DVOD&lt;18&gt; 55 MAKE_BASE=TRUE</div>				
C	MAXBUS Pullups				AGP Pullups				
	<div>MAKE_BASE=TRUE 33 MAXBUS TS L == =RP3510P1 32</div> <div>MAKE_BASE=TRUE 32 MAXBUS CPU1 BG L == =RP3510P2 32</div> <div>MAKE_BASE=TRUE 33 MAXBUS CPU0 DBG L == =RP3510P3 32</div> <div>MAKE_BASE=TRUE NC MAXBUS I2 TREN == =RP3510P4 32 NO_TEST=YES</div> <div>MAKE_BASE=TRUE 33 MAXBUS CPU0 BG L == =RP3511P1 32</div> <div>MAKE_BASE=TRUE 32 MAXBUS CPU1 HIT L == =RP3511P2 32</div> <div>MAKE_BASE=TRUE 33 MAXBUS CPU0 HIT L == =RP3511P3 32</div> <div>MAKE_BASE=TRUE 33 MAXBUS CPU0 BR L == =RP3511P4 32</div> <div>MAKE_BASE=TRUE 32 MAXBUS CPU1 BR L == =RP3512P1 32</div> <div>MAKE_BASE=TRUE 33 MAXBUS TA L == =RP3512P2 32</div> <div>MAKE_BASE=TRUE 34 MAXBUS CPU0 INT L == =RP3512P3 32</div> <div>MAKE_BASE=TRUE 32 MAXBUS CPU1 INT L == =RP3512P4 32</div> <div>MAKE_BASE=TRUE 33 MAXBUS CPU0 DRDY L == =RP3513P2 32</div> <div>MAKE_BASE=TRUE 32 MAXBUS CPU1 DRDY L == =RP3513P3 32</div> <div>MAKE_BASE=TRUE 33 MAXBUS AACK L == =RP3513P4 32</div> <div>MAKE_BASE=TRUE 33 MAXBUS ARTRY L == =RP3514P1 32</div> <div>MAKE_BASE=TRUE 32 MAXBUS CPU1 DBG L == =RP3514P2 32</div> <div>MAKE_BASE=TRUE 33 MAXBUS TEA L == =RP3514P3 32</div>				<div>MAKE_BASE=TRUE 44 AGP TRDY L == =RP5610P1 43</div> <div>MAKE_BASE=TRUE 44 AGP IRDY L == =RP5610P2 43</div> <div>MAKE_BASE=TRUE 44 AGP REQ L == =RP5610P3 43</div> <div>MAKE_BASE=TRUE 44 AGP RBF L == =RP5610P4 43</div> <div>MAKE_BASE=TRUE 44 AGP FRAME L == =RP5611P1 43</div> <div>MAKE_BASE=TRUE 44 AGP DEVSEL L == =RP5611P2 43</div> <div>MAKE_BASE=TRUE 44 AGP STOP L == =RP5611P3 43</div> <div>MAKE_BASE=TRUE 44 AGP GNT L == =RP5611P4 43</div> <div>MAKE_BASE=TRUE 11 PCI AIRPORT GNT L == =RP7250P1 59</div> <div>MAKE_BASE=TRUE 60 61 PCI TRDY L == =RP7250P2 59</div> <div>MAKE_BASE=TRUE 60 61 PCI IRDY L == =RP7250P3 59</div> <div>MAKE_BASE=TRUE 60 61 PCI STOP L == =RP7250P4 59</div> <div>MAKE_BASE=TRUE 11 PCI CBUS REQ L == =RP7251P1 59</div> <div>MAKE_BASE=TRUE 11 PCI AIRPORT REQ L == =RP7251P2 59</div> <div>MAKE_BASE=TRUE 11 PCI CBUS GNT L == =RP7251P3 59</div> <div>MAKE_BASE=TRUE 60 59 61 PCI FRAME L == =RP7251P4 59</div>				
	PCI Pullups				USB Pulldowns				
	<div>MAKE_BASE=TRUE 11 PCI AIRPORT GNT L == =RP7250P1 59</div> <div>MAKE_BASE=TRUE 60 61 PCI TRDY L == =RP7250P2 59</div> <div>MAKE_BASE=TRUE 60 61 PCI IRDY L == =RP7250P3 59</div> <div>MAKE_BASE=TRUE 60 61 PCI STOP L == =RP7250P4 59</div> <div>MAKE_BASE=TRUE 11 PCI CBUS REQ L == =RP7251P1 59</div> <div>MAKE_BASE=TRUE 11 PCI AIRPORT REQ L == =RP7251P2 59</div> <div>MAKE_BASE=TRUE 11 PCI CBUS GNT L == =RP7251P3 59</div> <div>MAKE_BASE=TRUE 60 59 61 PCI FRAME L == =RP7251P4 59</div>				<div>72 =RP9210P8 == USB I2 BT P 11 MAKE_BASE=TRUE</div> <div>72 =RP9210P7 == USB I2 BT N 11 MAKE_BASE=TRUE</div> <div>72 =RP9210P6 == USB2 I2 RIGHT PORT N 11 MAKE_BASE=TRUE</div> <div>72 =RP9210P5 == USB2 I2 RIGHT PORT P 11 MAKE_BASE=TRUE</div> <div>72 =RP9211P8 == USB2 I2 P&lt;1&gt; 72 MAKE_BASE=TRUE</div> <div>72 =RP9211P7 == USB2 I2 N&lt;1&gt; 72 MAKE_BASE=TRUE</div> <div>72 =RP9211P6 == USB2 I2 N&lt;3&gt; 72 MAKE_BASE=TRUE</div> <div>72 =RP9211P5 == USB2 I2 P&lt;3&gt; 72 MAKE_BASE=TRUE</div> <div>72 =RP9212P8 == USB I2 TPAD N 11 MAKE_BASE=TRUE</div> <div>72 =RP9212P7 == USB I2 TPAD P 11 MAKE_BASE=TRUE</div> <div>72 =RP9212P6 == USB2 I2 LEFT PORT P 11 MAKE_BASE=TRUE</div> <div>72 =RP9212P5 == USB2 I2 LEFT PORT N 11 MAKE_BASE=TRUE</div> <div>73 =RP9300P8 == USB2 NEC LEFT PORT P 11 MAKE_BASE=TRUE</div> <div>73 =RP9300P7 == USB2 NEC LEFT PORT N 11 MAKE_BASE=TRUE</div> <div>73 =RP9300P6 == USB2 NEC RIGHT PORT N 11 MAKE_BASE=TRUE</div> <div>73 =RP9300P5 == USB2 NEC RIGHT PORT P 11 MAKE_BASE=TRUE</div> <div>73 =RP9301P8 == USB NEC BT P 11 MAKE_BASE=TRUE</div> <div>73 =RP9301P7 == USB NEC BT N 2 11 MAKE_BASE=TRUE</div> <div>73 =RP9301P6 == USB NEC TPAD N 11 MAKE_BASE=TRUE</div> <div>73 =RP9301P5 == USB NEC TPAD P 11 MAKE_BASE=TRUE</div>				
B	FW Series Rs				Q16C Pin Swaps				B
	<div>MAKE_BASE=TRUE 68 9 FW D R&lt;7&gt; == =RP9100P1 71 =RP9100P8 == FW D&lt;7&gt; 9 69 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 68 9 FW D R&lt;3&gt; == =RP9100P2 71 =RP9100P7 == FW D&lt;3&gt; 9 69 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 68 9 FW D R&lt;4&gt; == =RP9100P3 71 =RP9100P6 == FW D&lt;4&gt; 9 69 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 68 9 FW D R&lt;2&gt; == =RP9100P4 71 =RP9100P5 == FW D&lt;2&gt; 9 69 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 68 9 FW D R&lt;0&gt; == =RP9101P1 71 =RP9101P8 == FW D&lt;0&gt; 9 69 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 68 9 FW D R&lt;6&gt; == =RP9101P2 71 =RP9101P7 == FW D&lt;6&gt; 9 69 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 68 9 FW D R&lt;1&gt; == =RP9101P3 71 =RP9101P6 == FW D&lt;1&gt; 9 69 MAKE_BASE=TRUE</div> <div>MAKE_BASE=TRUE 68 9 FW D R&lt;5&gt; == =RP9101P4 71 =RP9101P5 == FW D&lt;5&gt; 9 69 MAKE_BASE=TRUE</div>				<div>Q16C Pin Swaps</div> <div>SYNC_MASTER=N/A SYNC_DATE=N/A</div> <div>NOTICE OF PROPRIETARY PROPERTY</div> <div>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</div> <div>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</div> <div>II NOT TO REPRODUCE OR COPY IT</div> <div>III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</div>				
A					APPLE COMPUTER INC.				A
					D 051-6929 C				
					SCALE NONE SHT 6 OF 115				
	8	7	6	5	4	3	2	1	

D

D

C

C

B

B

A

A

# Enhanced MAC-1 Test Coverage

Functional test points use a P6 pad placed on bottom side.

POWER	PP24V ADAPTER	10	FUNC_TEST=YES	Place 2 TPs @ connector.
	PP24V ALL PBUSA	10	FUNC_TEST=YES	
	PP12V8 ALL PBUSB	10	FUNC_TEST=YES	
	PPVCORE RUN GPU	10	FUNC_TEST=YES	
	PPVCORE RUN CPU	10	FUNC_TEST=YES	
	PP1V8 PWRON	10	FUNC_TEST=YES	
	PP2V5 PWRON	10	FUNC_TEST=YES	
	PP5V PWRON	10	FUNC_TEST=YES	
	PP3V3 PWRON	10	FUNC_TEST=YES	
	PP5V RUN	10	FUNC_TEST=YES	
	PP3V3 ALL	10	FUNC_TEST=YES	
	=FTP GND	7 10	FUNC_TEST=YES	
				Place 5-10 GND TPs.
LVDS	LVDS U0_P	53 56	FUNC_TEST=YES	
	LVDS U0_N	53 56	FUNC_TEST=YES	
	LVDS U1_P	53 56	FUNC_TEST=YES	
	LVDS U1_N	53 56	FUNC_TEST=YES	
	LVDS U2_P	53 56	FUNC_TEST=YES	
	LVDS U2_N	53 56	FUNC_TEST=YES	
	CLKLVDS U_P	53 56	FUNC_TEST=YES	
	CLKLVDS U_N	53 56	FUNC_TEST=YES	
	LVDS L0_P	53 56	FUNC_TEST=YES	
	LVDS L0_N	53 56	FUNC_TEST=YES	
	LVDS L1_P	53 56	FUNC_TEST=YES	
	LVDS L1_N	53 56	FUNC_TEST=YES	
	LVDS L2_P	53 56	FUNC_TEST=YES	
	LVDS L2_N	53 56	FUNC_TEST=YES	
	CLKLVDS L_P	53 56	FUNC_TEST=YES	
	CLKLVDS L_N	53 56	FUNC_TEST=YES	
	LVDS DDC CLK	51 56	FUNC_TEST=YES	
	LVDS DDC DATA	51 56	FUNC_TEST=YES	
	=PP3V3 DDC LCD	10 56	FUNC_TEST=YES	
	PP3V3 LCD CONN	56	FUNC_TEST=YES	
INVERTER	PPBUS INVERTER	56	FUNC_TEST=YES	
	PP5V INV SW	56	FUNC_TEST=YES	
	BRIGHT PWM	56	FUNC_TEST=YES	
	GND INVERTER	56	FUNC_TEST=YES	
				Place within 25 mm of inverter connector.
UATA	=PP5V RUN ODD	10 64	FUNC_TEST=YES	
	=PP5V RUN HDD	10 64	FUNC_TEST=YES	
	PP3V3R5V RUN HDD LOGIC	64	FUNC_TEST=YES	
	UATA DD<15..0>	6 63 64	FUNC_TEST=YES	
	UATA DMAR0	63 64	FUNC_TEST=YES	
	UATA DSTROBE	63 64	FUNC_TEST=YES	
	UATA DMACK L	63 64	FUNC_TEST=YES	
	UATA DA<2..0>	6 63 64	FUNC_TEST=YES	
	UATA CS0 L	6 63 64	FUNC_TEST=YES	
	UATA CS1 L	63 64	FUNC_TEST=YES	
	UATA RESET L	63 64	FUNC_TEST=YES	
	UATA HSTROBE	63 64	FUNC_TEST=YES	
	UATA STOP	63 64	FUNC_TEST=YES	
	UATA INTRO	63 64	FUNC_TEST=YES	
				Place within 50 mm of ODD/HDD connector.
AUDIO	PP5V PWRON AUDIO PVDD	74	FUNC_TEST=YES	
	PP5V PWRON AUDIO AVDD	74	FUNC_TEST=YES	
	PP3V3 PWRON AUDIO AVDD	74	FUNC_TEST=YES	
	=PP3V3 RUN AUDIO	10 74	FUNC_TEST=YES	
	=I2C AUDIO_SCL	8 74	FUNC_TEST=YES	
	=I2C AUDIO_SDA	8 74	FUNC_TEST=YES	
	I2S0 MCLK	6 74	FUNC_TEST=YES	
	I2S0 BITCLK	6 74	FUNC_TEST=YES	
	I2S0 SYNC	6 74	FUNC_TEST=YES	
	I2S0 SB TO DEV DTO	6 74	FUNC_TEST=YES	
	I2S0 DEV TO SB DTI	22 74	FUNC_TEST=YES	
	AUDIO LO MUTE L	22 74	FUNC_TEST=YES	
	AUDIO SPKR MUTE L	22 74	FUNC_TEST=YES	
	AUDIO CODEC RESET L	22 74	FUNC_TEST=YES	
	AUDIO SPDIFRX RESET L	22 74	FUNC_TEST=YES	
	AUDIO LO DET L	22 74	FUNC_TEST=YES	
	AUDIO LI DET L	22 74	FUNC_TEST=YES	
	AUDIO LO OPTICAL PLUG L	22 74	FUNC_TEST=YES	
	AUDIO LI OPTICAL PLUG L	22 74	FUNC_TEST=YES	
	AUDIO I2S DTIB SEL	22 74	FUNC_TEST=YES	
	AUDIO EXT MCLK SEL	22 74	FUNC_TEST=YES	
	AUDIO GPIO 11	22 74	FUNC_TEST=YES	
	GND AUDIO AGND	74	FUNC_TEST=YES	
	GND AUDIO PGND	74	FUNC_TEST=YES	

SYSTEM	PP5V TPAD_F	10	FUNC_TEST=YES	
	USB TPAD_P	11 30	FUNC_TEST=YES	
	USB TPAD_N	11 30	FUNC_TEST=YES	
	PP3V3 PWRON DS1775_R	30	FUNC_TEST=YES	
	SYS OVERTEMP_L	11 25 30	FUNC_TEST=YES	
	PP3V3 ALL HALL EFFECT R	30	FUNC_TEST=YES	
	SYS LID OPEN_F	30	FUNC_TEST=YES	
	SYS POWER BUTTON L_F	30	FUNC_TEST=YES	
	=FTP_SLEEP_LED	30	FUNC_TEST=YES	
	SYS CHARGE_LED_L	24 74	FUNC_TEST=YES	
	SYS ADAPTER ANALOG AC DET	12 74	FUNC_TEST=YES	
	KBDLED ANODE	28 30	FUNC_TEST=YES	
	KBDLED RETURN	28 30	FUNC_TEST=YES	
	=I2C_DS1775_SDA	8 30	FUNC_TEST=YES	
	=I2C_DS1775_SCL	8 30	FUNC_TEST=YES	
CPU FAN	=PP5V_FAN1_PWR	10 31	FUNC_TEST=YES	
	FAN1_TACH	27 31	FUNC_TEST=YES	
	FAN1_PWM	27 31	FUNC_TEST=YES	
	=FTP_GND	7 10	FUNC_TEST=YES	
				Place within 25 mm of fan connector.
GPU FAN	=PP5V_FAN2_PWR	10 31	FUNC_TEST=YES	
	FAN2_TACH	27 31	FUNC_TEST=YES	
	FAN2_PWM	27 31	FUNC_TEST=YES	
	=FTP_GND	7 10	FUNC_TEST=YES	
				Place within 25 mm of fan connector.
ALS	=PP3V3_PWRON_LEFT_ALS	10 31	FUNC_TEST=YES	
	ALS_0_OUT	25 31	FUNC_TEST=YES	
	ALS_GAIN_BOOST	25 28 31	FUNC_TEST=YES	
SCCA	SCCA_RXD	22 24	FUNC_TEST=YES	
	SCCA_TXD_L	22 24	FUNC_TEST=YES	
				Place within 25 mm of debug connector.
BACKUP BATT	=PPVIO_BU_BATT	10 31	FUNC_TEST=YES	
	=PPVOUT_BU_BATT	10 31	FUNC_TEST=YES	
				Place within 25 mm of battery connector.
RT USB	=PP5V_PWRON_RIGHT_USB	10 31	FUNC_TEST=YES	
	USB2_RIGHT_PORT_P	11 31	FUNC_TEST=YES	
	USB2_RIGHT_PORT_N	11 31	FUNC_TEST=YES	
				Place within 25 mm of right USB connector.
LT USB	=PP5V_PWRON_LEFT_USB	10 74	FUNC_TEST=YES	
	USB2_LEFT_PORT_P	11 74	FUNC_TEST=YES	
	USB2_LEFT_PORT_N	11 74	FUNC_TEST=YES	
				Place within 25 mm of left USB connector.

## Functional Test Points

SYNC\_MASTER=N/A SYNC\_DATE=N/A

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	C
SCALE	SHT	OF
NONE	7	115








ELECTRICAL_CONSTRAINT_SET	NET_TYPE			DIFFERENTIAL_PAIR
	SPACING	PHYSICAL		
		I2C	I2C	
			I2C	
		I2C	I2C	
			I2C	
I2C_NB		I2C	I2C	
			I2C	
I2C_NB		I2C	I2C	
			I2C	
		I2C	I2C	
			I2C	
		I2C	I2C	
			I2C	
		I2C	I2C	
			I2C	
		I2C	I2C	
			I2C	

Page Notes

Power aliases required by this page:  
(NONE)

Signal aliases required by this page:  
(NONE)


BOM options provided by this page:  
- GOV\_I2C / GOV\_I2C\_BYPASS  
Allows bypassing Governor I2C bus.  
Most devices are connected directly to PMU instead. One ADT7467 connects to NB I2C bus 1 to resolve address conflict.  
- MMM\_PWR\_ALL / MMM\_PWR\_PWRON  
Selects whether MMM MCU is powered all the time or only when the system is on. ALL moves the MCU to the PMU I2C bus so it can be monitored by in shutdown.  
NOTE: Neither option is necessary when MMM\_MCU\_PMU BOM option is selected.



I2C Connections	
SYNC_MASTER=N/A	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6929	C
SCALE	NONE		8 OF 115





Nets not requiring TPs due to JTAG

MAXBUS	MAXBUS_DATA<63..0>	21 32 33	NO_TEST=YES
	MAXBUS_ADDR<31..0>	32 33	NO_TEST=YES
	MAXBUS_CI_L	32 33	NO_TEST=YES
	MAXBUS_GBL_L	32 33	NO_TEST=YES
	MAXBUS_TBST_L	32 33	NO_TEST=YES
	MAXBUS_TSIz<2..0>	32 33	NO_TEST=YES
	MAXBUS_TT<4..0>	32 33	NO_TEST=YES
	MAXBUS_WT_L	32 33	NO_TEST=YES
MAXBUS	MAXBUS_DTI<2..0>	32 33	NO_TEST=YES

ENET	ENET_MDC	11 65	NO_TEST=YES
	ENET_MDIO	11 65	NO_TEST=YES
	ENET_TXD<7..0>	11	NO_TEST=YES
	ENET_TX_EN	11	NO_TEST=YES
	ENET_TX_ER	11	NO_TEST=YES
	ENET_RXD<7..0>	11 65	NO_TEST=YES
	ENET_RX_DV	11 65	NO_TEST=YES
	ENET_RX_ER	11 65	NO_TEST=YES
FIREWIRE	ENET_COL	11 65	NO_TEST=YES
	ENET_CRS	11 65	NO_TEST=YES
	FW_D_R<7..0>	6 68	NO_TEST=YES
	FW_D<7..0>	6 69	NO_TEST=YES
	FW_CTL_R<1..0>	68 71	NO_TEST=YES
	FW_CTL<1..0>	69 71	NO_TEST=YES
	FW_LPS_R	68 71	NO_TEST=YES
	FW_LPS	69 71	NO_TEST=YES
FIREWIRE	FW_LREQ_R	68 71	NO_TEST=YES
	FW_LREQ	69 71	NO_TEST=YES

### JTAG Connections

SYNC\_MASTER=N/A SYNC\_DATE=N/A

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE DRAWING NUMBER REV.

D 051-6929 C

SCALE NONE SHT 9 OF 115






ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
B310		THERM	THERM
B310		THERM	THERM


PPVBATT ISNS VINP	12
PPVBATT ISNS VINN	12

## ADAPTER INPUT/INRUSH LIMITER

Adapter Connector Side  
(Connector is on separate page  
to facilitate design reuse)




## A29 ADAPTER DETECTION



ADAPTER IDS		
ADAPTER	ID RANGE	PIN VOLTAGE
Q11 (65W)	1.65-2.31V	2.007-2.066V
A29 (45W)	2.31-2.97V	2.558-2.661V
AIRLINE	0.33-0.99V	0.589-0.663V

## BATTERY INPUT/CURRENT SENSE



## Power Inputs

SYNC\_MASTER=N/A SYNC\_DATE=N/A

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	C
SCALE	SHT	OF
NONE	12	115







PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S0465	1	RES,MP-LF,1/16W,357K OHM,1%,0402,SMD	R1451	?	SUPERCAP

# 12.8V PBUS/PMU Supplies

SYNC\_MASTER=N/A SYNC\_DATE=N/A

## NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.


SIZE DRAWING NUMBER REV.

D 051-6929 C

SCALE NONE SHT OF 14 115



# 1.5V/1.8V SWITCHER



$$V_{out} = 1.0V * (1 + R_a/R_b)$$



## 1.8V/1.5V Supplies

SYNC\_MASTER=N/A SYNC\_DATE=N/A

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.


SIZE DRAWING NUMBER REV.

D 051-6929 C

SCALE SHT OF

NONE 16 115





2.5V Supply

SYNC\_MASTER=N/A

SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6929	C
SCALE		SHT	OF
NONE		17	115

## Page Notes

Power aliases required by this page:

- =PPBUS\_FW (system supply for bus power)
- =PPBU\_RUN\_FW (backup PHY power)
- =PP3V3\_RUN\_FWPORTPWRWSW

Signal aliases required by this page:


(NONE)

BOM options provided by this page:

- VESTAI1V2\_BURST / VESTAI1V2\_PULSE

Controls operating mode of Vesta 1.2V regulator. If both options are off the regulator will be in continuous mode.


## Port Power Switch




If =FWPWR\_PWRON is NC:  
Enables port power when machine is running or on AC.

If =FWPWR\_PWRON is low when off:  
Enables port power when machine is running or on AC and not shut down.



## 3.3V Regulator




## 2.5V LDO



## 1.2V Regulator



## VESTA MISC



## Vesta Power & Misc

SYNC\_MASTER=N/A SYNC\_DATE=N/A

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	C
SCALE	SHT	OF
NONE	19	115



**Page Notes**

Power aliases required by this page:

- =PPVCORE\_PWRON\_I2
- =PP1V5\_PWRON\_I2\_PLL
- =PP3V3\_PWRON\_I2\_IO1
- =PP3V3\_PWRON\_I2\_IO2
- =PP3V3\_PWRON\_I2\_AGPPCI
- =PP3V3\_PWRON\_I2\_MAXBUS

NOTE: The four 3.3V rails are meant to be aliased together. They are called out separately for test purposes.

NOTE: When these four rails are not aliased together, make sure there is at least one 10uF cap per rail.

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

**3.3V I/O DECOUPLING**  
(48 Balls on I2)

1 X 10uF (0603)  
48 X 1uF (0402)

**VCore Bypassing**

(25 Balls on I2)

4 X 10uF (0603)  
25 X 1uF (0402)

**I2 Power**

SYNC\_MASTER=N/A SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	C
SCALE	SHT	OF
NONE	21	115














LEDs / Reset / Debug

SYNC\_MASTER=N/A

SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6929	C
SCALE		SHT	OF
NONE		26	115





 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6929	C
	SCALE	SHT	OF
	NONE	27	115



Power Sequencing

SYNC\_MASTER=N/A

SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6929	C
SCALE		SHT	OF
NONE		29	115







Sudden Motion Sensor

SYNC\_MASTER=N/A SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6929		C
SCALE		SHT	OF	
NONE		32	115	





Q16C Internal I/O II

SYNC\_MASTER=N/A SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6929	C
SCALE		SHT	OF
NONE		34	115











Power aliases required by this page:  
- =PPVCORE\_CPU0

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

VCORE BULK CAPS  
40 X 1 UF (0402)

A8 Power (CPU0)

SYNC\_MASTER=MULLET

SYNC\_DATE=08/02/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE  
NONE


SIZE  
D

DRAWING NUMBER  
051-6929

SHT  
38

REV.  
C

OF  
115



NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
R390	THERM	THERM	
R390	THERM	THERM	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0270	1	RES,3.48K,1%,1/16W,MF-LF,402,SMD	R3946	CPU0_VCORE_IV22
114S0258	1	RES,2.61K,1%,1/16W,MF-LF,402,SMD	R3944	CPU0_VCORE_IV22
114S0246	1	RES,2.0K,1%,1/16W,MF-LF,402,SMD	R3946	CPU0_VCORE_IV28
114S0294	1	RES,6.04K,1%,1/16W,MF-LF,402,SMD	R3944	CPU0_VCORE_IV28
114S0276	1	RES,4.02K,1%,1/16W,MF-LF,402,SMD	R3946	CPU0_VCORE_IV30
114S0254	1	RES,2.43K,1%,1/16W,MF-LF,402,SMD	R3944	CPU0_VCORE_IV30
114S0246	1	RES,2.0K,1%,1/16W,MF-LF,402,SMD	R3946	CPU0_VCORE_IV33
114S0294	1	RES,6.04K,1%,1/16W,MF-LF,402,SMD	R3944	CPU0_VCORE_IV33

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0270	1	RES,3.48K,1%,1/16W,MF-LF,402,SMD	R3946	CPU0_VCORE_IV22
114S0258	1	RES,2.61K,1%,1/16W,MF-LF,402,SMD	R3944	CPU0_VCORE_IV22
114S0246	1	RES,2.0K,1%,1/16W,MF-LF,402,SMD	R3946	CPU0_VCORE_IV28
114S0294	1	RES,6.04K,1%,1/16W,MF-LF,402,SMD	R3944	CPU0_VCORE_IV28
114S0276	1	RES,4.02K,1%,1/16W,MF-LF,402,SMD	R3946	CPU0_VCORE_IV30
114S0254	1	RES,2.43K,1%,1/16W,MF-LF,402,SMD	R3944	CPU0_VCORE_IV30
114S0246	1	RES,2.0K,1%,1/16W,MF-LF,402,SMD	R3946	CPU0_VCORE_IV33
114S0294	1	RES,6.04K,1%,1/16W,MF-LF,402,SMD	R3944	CPU0_VCORE_IV33

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0270	1	RES,3.48K,1%,1/16W,MF-LF,402,SMD	R3946	CPU0_VCORE_IV22
114S0258	1	RES,2.61K,1%,1/16W,MF-LF,402,SMD	R3944	CPU0_VCORE_IV22
114S0246	1	RES,2.0K,1%,1/16W,MF-LF,402,SMD	R3946	CPU0_VCORE_IV28
114S0294	1	RES,6.04K,1%,1/16W,MF-LF,402,SMD	R3944	CPU0_VCORE_IV28
114S0276	1	RES,4.02K,1%,1/16W,MF-LF,402,SMD	R3946	CPU0_VCORE_IV30
114S0254	1	RES,2.43K,1%,1/16W,MF-LF,402,SMD	R3944	CPU0_VCORE_IV30
114S0246	1	RES,2.0K,1%,1/16W,MF-LF,402,SMD	R3946	CPU0_VCORE_IV33
114S0294	1	RES,6.04K,1%,1/16W,MF-LF,402,SMD	R3944	CPU0_VCORE_IV33

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0270	1	RES,3.48K,1%,1/16W,MF-LF,402,SMD	R3946	CPU0_VCORE_IV22
114S0258	1	RES,2.61K,1%,1/16W,MF-LF,402,SMD	R3944	CPU0_VCORE_IV22
114S0246	1	RES,2.0K,1%,1/16W,MF-LF,402,SMD	R3946	CPU0_VCORE_IV28
114S0294	1	RES,6.04K,1%,1/16W,MF-LF,402,SMD	R3944	CPU0_VCORE_IV28
114S0276	1	RES,4.02K,1%,1/16W,MF-LF,402,SMD	R3946	CPU0_VCORE_IV30
114S0254	1	RES,2.43K,1%,1/16W,MF-LF,402,SMD	R3944	CPU0_VCORE_IV30
114S0246	1	RES,2.0K,1%,1/16W,MF-LF,402,SMD	R3946	CPU0_VCORE_IV33
114S0294	1	RES,6.04K,1%,1/16W,MF-LF,402,SMD	R3944	CPU0_VCORE_IV33

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0270	1	RES,3.48K,1%,1/16W,MF-LF,402,SMD	R3946	CPU0_VCORE_IV22
114S0258	1	RES,2.61K,1%,1/16W,MF-LF,402,SMD	R3944	CPU0_VCORE_IV22
114S0246	1	RES,2.0K,1%,1/16W,MF-LF,402,SMD	R3946	CPU0_VCORE_IV28
114S0294	1	RES,6.04K,1%,1/16W,MF-LF,402,SMD	R3944	CPU0_VCORE_IV28
114S0276	1	RES,4.02K,1%,1/16W,MF-LF,402,SMD	R3946	CPU0_VCORE_IV30
114S0254	1	RES,2.43K,1%,1/16W,MF-LF,402,SMD	R3944	CPU0_VCORE_IV30
114S0246	1	RES,2.0K,1%,1/16W,MF-LF,402,SMD	R3946	CPU0_VCORE_IV33
114S0294	1	RES,6.04K,1%,1/16W,MF-LF,402,SMD	R3944	CPU0_VCORE_IV33

## OUTPUT VOLTAGE

V <sub>DAC</sub>	D <sub>4</sub> =0	D <sub>4</sub> =1	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
2.00	1	275	0	0	0	0
1.95	1	250	0	0	0	1
1.90	1	225	0	0	1	0
1.85	1	200	0	0	1	1
1.80	1	175	0	1	0	0
1.75	1	150	0	1	0	1
1.70	1	125	0	1	1	0
1.65	1	100	0	1	1	1
1.60	1	075	1	0	0	0
1.55	1	050	1	0	0	1
1.50	1	025	1	0	1	0
1.45	1	000	1	0	1	1
1.40	0	975	1	1	0	0
1.35	0	950	1	1	0	1
1.30	0	925	1	1	1	0
NO CPU	NO CPU		1	1	1	1

## FOR V-STEP:

D<4..0>	A/B_ =	
	Hi/Fast	Lo/Slow
<= 1K PU	1	0
>= 100K PU	1	1
>= 100K PD	0	1
<= 1K PD	0	0

When A/B\_ is high (fast): D4-D0 read as-is  
When A/B\_ is low (slow): <=1K-ohm -> 0  
>=100K-ohm -> 1


If all pull-ups are >=100K and all pull-downs are <=1K, V<sub>A</sub> = V<sub>B</sub>.

**GROUND SENSE VOLTAGE DIVIDER**  
This allows for an offset to the ground sense to adjust the output voltage.  
VREF = 2.0V WITH A 0.85 SCALE FACTOR, HENCE VOFFSET = 1.7V \* (R1/(R1+R2)) AND VCORE = VDAC + VOFFSET.

NOTE: R3945 (R2) NO STUFFED FOR NO OFFSET CASE

ROUTE AS DIFFERENTIAL PAIR


## FMAX CONNECTOR



CPU VCore Supply	
SYNC_MASTER=N/A	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

SIZE	DRAWING NUMBER	REV.
D	051-6929	C
SCALE	SHT	OF
NONE	39	115







[illegible]

PINS ARE SWAPPABLE FOR RPAKS RP4800-RP4804




## C

B

A

B



SLOT "A"  
LOWER SLOT  
FACTORY SLOT

DDR2 VREF  
ONE 0.1UF PER SLOT

DDR2 BYPASS  
SLOT "A"

DDR2 VREF  
ADD ONE 0.1UF PER SLOT

DDR2 SO-DIMM Slot A

SYNC\_MASTER=N/A

SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE: NONE


D

DRAWING NUMBER: 051-6929

SHT OF: 50


C

REV. 115




SLOT "B"  
UPPER SLOT  
CUSTOMER SLOT

DDR2 VREF  
ONE 0.1uF PER SLOT



DDR2 BYPASS  
SLOT "B"



DDR2 SO-DIMM Slot B

SYNC\_MASTER=N/A SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6929	C
SCALE	SHT	OF	
NONE	52	115	

8		7		6		5		4		3		2		1																																									
D	<table><tr><th colspan="4">NET_TYPE</th></tr><tr><th>ELECTRICAL_CONSTRAINT_SET</th><th>SPACING</th><th>PHYSICAL</th><th>DIFFERENTIAL_PAIR</th></tr></table>				NET_TYPE				ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR																																											
	NET_TYPE																																																						
	ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR																																																			
	R105	FB_A_CLK_0	RAM_DIFF	RAM_DIFF	FB_A_CLK_0_R	FB_A_CLKDDR_0_P_R																																																	
	R106	(provided above)	RAM_DIFF	RAM_DIFF	FB_A_CLK_0_R	FB_A_CLKDDR_0_N_R																																																	
	R107	FB_A_CLK_1	RAM_DIFF	RAM_DIFF	FB_A_CLK_1_R	FB_A_CLKDDR_1_P_R																																																	
	R108	(provided above)	RAM_DIFF	RAM_DIFF	FB_A_CLK_1_R	FB_A_CLKDDR_1_N_R																																																	
	R109	FB_A_ADDR_CTL	RAM	RAM		FB_A_CKE_R																																																	
	R110	FB_A_ADDR_CTL	RAM	RAM		FB_A_CS_L_R																																																	
	R111	FB_A_ADDR_CTL	RAM	RAM		FB_A_ADDR_R<12..0>																																																	
	R112	FB_A_ADDR_CTL	RAM	RAM		FB_A_BA_R<2..0>																																																	
	R113	FB_A_ADDR_CTL	RAM	RAM		FB_A_RAS_L_R																																																	
	R114	FB_A_ADDR_CTL	RAM	RAM		FB_A_CAS_L_R																																																	
	R115	FB_A_ADDR_CTL	RAM	RAM		FB_A_WE_L_R																																																	
	R116	FB_A_DQS0	RAM	RAM		FB_A_DQS_R<0>																																																	
	R117	FB_A_DQS1	RAM	RAM		FB_A_DQS_R<1>																																																	
	R118	FB_A_DQS2	RAM	RAM		FB_A_DQS_R<2>																																																	
	R119	FB_A_DQS3	RAM	RAM		FB_A_DQS_R<3>																																																	
	R120	FB_A_DQS4	RAM	RAM		FB_A_DQS_R<4>																																																	
	R121	FB_A_DQS5	RAM	RAM		FB_A_DQS_R<5>																																																	
	R122	FB_A_DQS6	RAM	RAM		FB_A_DQS_R<6>																																																	
	R123	FB_A_DQS7	RAM	RAM		FB_A_DQS_R<7>																																																	
	R124	FB_A_DQM0	RAM	RAM		FB_A_DQM_R<0>																																																	
	R125	FB_A_DQM1	RAM	RAM		FB_A_DQM_R<1>																																																	
	R126	FB_A_DQM2	RAM	RAM		FB_A_DQM_R<2>																																																	
	R127	FB_A_DQM3	RAM	RAM		FB_A_DQM_R<3>																																																	
	R128	FB_A_DQM4	RAM	RAM		FB_A_DQM_R<4>																																																	
	R129	FB_A_DQM5	RAM	RAM		FB_A_DQM_R<5>																																																	
	R130	FB_A_DQM6	RAM	RAM		FB_A_DQM_R<6>																																																	
	R131	FB_A_DQM7	RAM	RAM		FB_A_DQM_R<7>																																																	
	R132	FB_A_DO0	RAM	RAM		FB_A_DO_R<7..0>																																																	
	R133	FB_A_DO1	RAM	RAM		FB_A_DO_R<15..8>																																																	
	R134	FB_A_DO2	RAM	RAM		FB_A_DO_R<23..16>																																																	
	R135	FB_A_DO3	RAM	RAM		FB_A_DO_R<31..24>																																																	
	R136	FB_A_DO4	RAM	RAM		FB_A_DO_R<39..32>																																																	
	R137	FB_A_DO5	RAM	RAM		FB_A_DO_R<47..40>																																																	
	R138	FB_A_DO6	RAM	RAM		FB_A_DO_R<55..48>																																																	
	R139	FB_A_DO7	RAM	RAM		FB_A_DO_R<63..56>																																																	
	C	<table><tr><th colspan="4">NET_TYPE</th></tr><tr><th>ELECTRICAL_CONSTRAINT_SET</th><th>SPACING</th><th>PHYSICAL</th><th>DIFFERENTIAL_PAIR</th></tr></table>				NET_TYPE				ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR																																										
		NET_TYPE																																																					
ELECTRICAL_CONSTRAINT_SET		SPACING	PHYSICAL	DIFFERENTIAL_PAIR																																																			
R140		FB_B_CLK_0	RAM_DIFF	RAM_DIFF	FB_B_CLK_0_R	FB_B_CLKDDR_0_P_R																																																	
R141		(provided above)	RAM_DIFF	RAM_DIFF	FB_B_CLK_0_R	FB_B_CLKDDR_0_N_R																																																	
R142		FB_B_CLK_1	RAM_DIFF	RAM_DIFF	FB_B_CLK_1_R	FB_B_CLKDDR_1_P_R																																																	
R143		(provided above)	RAM_DIFF	RAM_DIFF	FB_B_CLK_1_R	FB_B_CLKDDR_1_N_R																																																	
R144		FB_B_ADDR_CTL	RAM	RAM		FB_B_CKE_R																																																	
R145		FB_B_ADDR_CTL	RAM	RAM		FB_B_CS_L_R																																																	
R146		FB_B_ADDR_CTL	RAM	RAM		FB_B_ADDR_R<12..0>																																																	
R147		FB_B_ADDR_CTL	RAM	RAM		FB_B_BA_R<2..0>																																																	
R148		FB_B_ADDR_CTL	RAM	RAM		FB_B_RAS_L_R																																																	
R149		FB_B_ADDR_CTL	RAM	RAM		FB_B_CAS_L_R																																																	
R150		FB_B_ADDR_CTL	RAM	RAM		FB_B_WE_L_R																																																	
R151		FB_B_DQS0	RAM	RAM		FB_B_DQS_R<0>																																																	
R152		FB_B_DQS1	RAM	RAM		FB_B_DQS_R<1>																																																	
R153		FB_B_DQS2	RAM	RAM		FB_B_DQS_R<2>																																																	
R154		FB_B_DQS3	RAM	RAM		FB_B_DQS_R<3>																																																	
R155		FB_B_DQS4	RAM	RAM		FB_B_DQS_R<4>																																																	
R156		FB_B_DQS5	RAM	RAM		FB_B_DQS_R<5>																																																	
R157		FB_B_DQS6	RAM	RAM		FB_B_DQS_R<6>																																																	
R158		FB_B_DQS7	RAM	RAM		FB_B_DQS_R<7>																																																	
R159		FB_B_DQM0	RAM	RAM		FB_B_DQM_R<0>																																																	
R160		FB_B_DQM1	RAM	RAM		FB_B_DQM_R<1>																																																	
R161		FB_B_DQM2	RAM	RAM		FB_B_DQM_R<2>																																																	
R162		FB_B_DQM3	RAM	RAM		FB_B_DQM_R<3>																																																	
R163		FB_B_DQM4	RAM	RAM		FB_B_DQM_R<4>																																																	
R164		FB_B_DQM5	RAM	RAM		FB_B_DQM_R<5>																																																	
R165		FB_B_DQM6	RAM	RAM		FB_B_DQM_R<6>																																																	
R166		FB_B_DQM7	RAM	RAM		FB_B_DQM_R<7>																																																	
R167		FB_B_DO0	RAM	RAM		FB_B_DO_R<7..0>																																																	
R168		FB_B_DO1	RAM	RAM		FB_B_DO_R<15..8>																																																	
R169		FB_B_DO2	RAM	RAM		FB_B_DO_R<23..16>																																																	
R170		FB_B_DO3	RAM	RAM		FB_B_DO_R<31..24>																																																	
R171		FB_B_DO4	RAM	RAM		FB_B_DO_R<39..32>																																																	
R172		FB_B_DO5	RAM	RAM		FB_B_DO_R<47..40>																																																	
R173		FB_B_DO6	RAM	RAM		FB_B_DO_R<55..48>																																																	
R174		FB_B_DO7	RAM	RAM		FB_B_DO_R<63..56>																																																	
B		<table><tr><th colspan="4">NET_TYPE</th></tr><tr><th>ELECTRICAL_CONSTRAINT_SET</th><th>SPACING</th><th>PHYSICAL</th><th>DIFFERENTIAL_PAIR</th></tr></table>				NET_TYPE				ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR																																										
		NET_TYPE																																																					
	ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR																																																			
	R175	FB_B_CLK_0	RAM_DIFF	RAM_DIFF	FB_B_CLK_0_R	FB_B_CLKDDR_0_P_R																																																	
	R176	(provided above)	RAM_DIFF	RAM_DIFF	FB_B_CLK_0_R	FB_B_CLKDDR_0_N_R																																																	
	R177	FB_B_CLK_1	RAM_DIFF	RAM_DIFF	FB_B_CLK_1_R	FB_B_CLKDDR_1_P_R																																																	
	R178	(provided above)	RAM_DIFF	RAM_DIFF	FB_B_CLK_1_R	FB_B_CLKDDR_1_N_R																																																	
	R179	FB_B_ADDR_CTL	RAM	RAM		FB_B_CKE_R																																																	
	R180	FB_B_ADDR_CTL	RAM	RAM		FB_B_CS_L_R																																																	
	R181	FB_B_ADDR_CTL	RAM	RAM		FB_B_ADDR_R<12..0>																																																	
	R182	FB_B_ADDR_CTL	RAM	RAM		FB_B_BA_R<2..0>																																																	
	R183	FB_B_ADDR_CTL	RAM	RAM		FB_B_RAS_L_R																																																	
	R184	FB_B_ADDR_CTL	RAM	RAM		FB_B_CAS_L_R																																																	
	R185	FB_B_ADDR_CTL	RAM	RAM		FB_B_WE_L_R																																																	
	R186	FB_B_DQS0	RAM	RAM		FB_B_DQS_R<0>																																																	
	R187	FB_B_DQS1	RAM	RAM		FB_B_DQS_R<1>																																																	
	R188	FB_B_DQS2	RAM	RAM		FB_B_DQS_R<2>																																																	
	R189	FB_B_DQS3	RAM	RAM		FB_B_DQS_R<3>																																																	
	R190	FB_B_DQS4	RAM	RAM		FB_B_DQS_R<4>																																																	
	R191	FB_B_DQS5	RAM	RAM		FB_B_DQS_R<5>																																																	
	R192	FB_B_DQS6	RAM	RAM		FB_B_DQS_R<6>																																																	
	R193	FB_B_DQS7	RAM	RAM		FB_B_DQS_R<7>																																																	
	R194	FB_B_DQM0	RAM	RAM		FB_B_DQM_R<0>																																																	
	R195	FB_B_DQM1	RAM	RAM		FB_B_DQM_R<1>																																																	
	R196	FB_B_DQM2	RAM	RAM		FB_B_DQM_R<2>																																																	
	R197	FB_B_DQM3	RAM	RAM		FB_B_DQM_R<3>																																																	
	R198	FB_B_DQM4	RAM	RAM		FB_B_DQM_R<4>																																																	
	R199	FB_B_DQM5	RAM	RAM		FB_B_DQM_R<5>																																																	
	R200	FB_B_DQM6	RAM	RAM		FB_B_DQM_R<6>																																																	
	R201	FB_B_DQM7	RAM	RAM		FB_B_DQM_R<7>																																																	
	R202	FB_B_DO0	RAM	RAM		FB_B_DO_R<7..0>																																																	
	R203	FB_B_DO1	RAM	RAM		FB_B_DO_R<15..8>																																																	
	R204	FB_B_DO2	RAM	RAM		FB_B_DO_R<23..16>																																																	
	R205	FB_B_DO3	RAM	RAM		FB_B_DO_R<31..24>																																																	
	R206	FB_B_DO4	RAM	RAM		FB_B_DO_R<39..32>																																																	
	R207	FB_B_DO5	RAM	RAM		FB_B_DO_R<47..40>																																																	
	R208	FB_B_DO6	RAM	RAM		FB_B_DO_R<55..48>																																																	
	R209	FB_B_DO7	RAM	RAM		FB_B_DO_R<63..56>																																																	
	A	<table><tr><th colspan="4">NET_TYPE</th></tr><tr><th>ELECTRICAL_CONSTRAINT_SET</th><th>SPACING</th><th>PHYSICAL</th><th>DIFFERENTIAL_PAIR</th></tr></table>				NET_TYPE				ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR																																										
		NET_TYPE																																																					
ELECTRICAL_CONSTRAINT_SET		SPACING	PHYSICAL	DIFFERENTIAL_PAIR																																																			
R210		FB_B_CLK_0	RAM_DIFF	RAM_DIFF	FB_B_CLK_0_R	FB_B_CLKDDR_0_P_R																																																	
R211		(provided above)	RAM_DIFF	RAM_DIFF	FB_B_CLK_0_R	FB_B_CLKDDR_0_N_R																																																	
R212		FB_B_CLK_1	RAM_DIFF	RAM_DIFF	FB_B_CLK_1_R	FB_B_CLKDDR_1_P_R																																																	
R213		(provided above)	RAM_DIFF	RAM_DIFF	FB_B_CLK_1_R	FB_B_CLKDDR_1_N_R																																																	
R214		FB_B_ADDR_CTL	RAM	RAM		FB_B_CKE_R																																																	
R215		FB_B_ADDR_CTL	RAM	RAM		FB_B_CS_L_R																																																	
R216		FB_B_ADDR_CTL	RAM	RAM		FB_B_ADDR_R<12..0>																																																	
R217		FB_B_ADDR_CTL	RAM	RAM		FB_B_BA_R<2..0>																																																	
R218		FB_B_ADDR_CTL	RAM	RAM		FB_B_RAS_L_R																																																	
R219		FB_B_ADDR_CTL	RAM	RAM		FB_B_CAS_L_R																																																	
R220		FB_B_ADDR_CTL	RAM	RAM		FB_B_WE_L_R																																																	
R221		FB_B_DQS0	RAM	RAM		FB_B_DQS_R<0>																																																	
R222		FB_B_DQS1	RAM	RAM		FB_B_DQS_R<1>																																																	
R223		FB_B_DQS2	RAM	RAM		FB_B_DQS_R<2>																																																	
R224		FB_B_DQS3	RAM	RAM		FB_B_DQS_R<3>																																																	
R225		FB_B_DQS4	RAM	RAM		FB_B_DQS_R<4>																																																	
R226		FB_B_DQS5	RAM	RAM		FB_B_DQS_R<5>																																																	
R227		FB_B_DQS6	RAM	RAM		FB_B_DQS_R<6>																																																	
R228		FB_B_DQS7	RAM	RAM		FB_B_DQS_R<7>																																																	
R229		FB_B_DQM0	RAM	RAM		FB_B_DQM_R<0>																																																	
R230		FB_B_DQM1	RAM	RAM		FB_B_DQM_R<1>																																																	
R231		FB_B_DQM2	RAM	RAM		FB_B_DQM_R<2>																																																	
R232		FB_B_DQM3	RAM	RAM		FB_B_DQM_R<3>																																																	
R233		FB_B_DQM4	RAM	RAM		FB_B_DQM_R<4>																																																	
R234		FB_B_DQM5	RAM	RAM		FB_B_DQM_R<5>																																																	
R235		FB_B_DQM6	RAM	RAM		FB_B_DQM_R<6>																																																	
R236		FB_B_DQM7	RAM	RAM		FB_B_DQM_R<7>																																																	
R237		FB_B_DO0	RAM	RAM		FB_B_DO_R<7..0>																																																	
R238		FB_B_DO1	RAM	RAM		FB_B_DO_R<15..8>																																																	
R239		FB_B_DO2	RAM	RAM		FB_B_DO_R<23..16>																																																	
R240		FB_B_DO3	RAM	RAM		FB_B_DO_R<31..24>																																																	
R241		FB_B_DO4	RAM	RAM		FB_B_DO_R<39..32>																																																	
R242		FB_B_DO5	RAM	RAM		FB_B_DO_R<47..40>																																																	
R243		FB_B_DO6	RAM	RAM		FB_B_DO_R<55..48>																																																	
R244		FB_B_DO7	RAM	RAM		FB_B_DO_R<63..56>																																																	
				<table><tr><td colspan="3">M11 Frame Buffer Constraints</td></tr><tr><td colspan="3">SYNC_MASTER=N/A</td><td colspan="3">SYNC_DATE=N/A</td></tr><tr><td colspan="6">NOTICE OF PROPRIETARY PROPERTY</td></tr><tr><td colspan="6">THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</td></tr><tr><td colspan="6">I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</td></tr><tr><td colspan="6">II NOT TO REPRODUCE OR COPY IT</td></tr><tr><td colspan="6">III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</td></tr></table>												M11 Frame Buffer Constraints			SYNC_MASTER=N/A			SYNC_DATE=N/A			NOTICE OF PROPRIETARY PROPERTY						THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING						I TO MAINTAIN THE DOCUMENT IN CONFIDENCE						II NOT TO REPRODUCE OR COPY IT						III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART						
M11 Frame Buffer Constraints																																																							
SYNC_MASTER=N/A			SYNC_DATE=N/A																																																				
NOTICE OF PROPRIETARY PROPERTY																																																							
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING																																																							
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE																																																							
II NOT TO REPRODUCE OR COPY IT																																																							
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART																																																							
				<table><tr><td colspan="3">APPLE COMPUTER INC.</td><td>SIZE</td><td colspan="2">DRAWING NUMBER</td><td>REV.</td></tr><tr><td colspan="3">D</td><td>SCALE</td><td colspan="2">55</td><td>C</td></tr><tr><td colspan="3"></td><td>NONE</td><td colspan="2">115</td><td></td></tr></table>												APPLE COMPUTER INC.			SIZE	DRAWING NUMBER		REV.	D			SCALE	55		C				NONE	115																					
APPLE COMPUTER INC.			SIZE	DRAWING NUMBER		REV.																																																	
D			SCALE	55		C																																																	
			NONE	115																																																			
8		7		6		5		4		3		2		1																																									

M11 Frame Buffer Constraints

SYNC\_MASTER=N/A SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	C
SCALE	SHT	OF
NONE	55	115





Power aliases required by this page:

- #PPVIN\_LTC1778\_GPU
- #PP5V\_PWRON\_LTC1778\_GPU\_EXTVCC
- #PPVCORE\_GPU\_REG

---

Signal aliases required by this page:

- #GPUVCORE\_PGOOD - Active high Power Good signal for power sequencing

---

BOM options provided by this page:

- GPU\_PWRPLAY

---

NOTE: Implements "Power Miser" feature for ATI GPUs

1. 307V  
/ (Rc\*Rb))  
054V

10 =PP5V\_PWRON\_GPUVCORE\_PWRPLAY

GPU\_PWRPLAY  
R5881  
100K  
5%  
1/16W  
MF-LP  
4022

GPU\_VCORE\_HI

6 GPU\_PWRPLAY  
Q5884  
2N7002DW-X-F  
SOT-363

3 GPU\_PWRPLAY  
Q5884  
2N7002DW-X-F  
SOT-363

GPU\_VCORE\_HI\_L

GPU\_PWRPLAY  
R5885  
10K  
5%  
1/16W  
MF-LP  
402

GPU\_VCORE\_HI\_L RC

NO STUFF  
C5885  
0.1uF  
20%  
10V  
CERM  
402

HIGH GPU\_VCORE\_DIV

GPU\_PWRPLAY  
R5882  
1.82K  
5%  
1/16W  
MF-LP  
4022

HIGH GPU\_VCORE\_L

GPU\_PWRPLAY  
C5882  
0.1uF  
20%  
10V  
CERM  
402


SYNC_MASTER=N/A	SYNC_DATE=N/A
-----------------	---------------

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

DO NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-6929	C
SCALE	SHT	OF
NONE	58	115



Page Notes

Power aliases required by this page:  
- =PP1V5\_GPU\_VDD15  
- =PP1VR1V3\_GPU\_VCORE

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

GPU Vcore - 1.3V/1.05V

Internal I/O - 1.3V/1.05V

Internal I/O - 1.5V

GPU (M11) Core Power

SYNC\_MASTER=N/A SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	C
SCALE	SHT	OF
NONE	59	115





## Page Notes

Power aliases required by this page:


- =PP1V8R2V5\_GPU\_FB\_VIO  
- =PP1V8\_GPU\_MEMVMODE

Signal aliases required by this page:


(NONE)

BOM options provided by this page:

- GPU\_MEMIO\_1V8  
- GPU\_MEMIO\_2V5



## GPU Frame Buffer Series Term



## GPU (M11) Frame Buffer I/F

SYNC\_MASTER=N/A

SYNC\_DATE=N/A

## NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

DRAWING NUMBER

D

051-6929

SCALE

NONE

SHEET


61

OF

115

REV.

C



Page Notes

Power aliases required by this page:

- =PPIV8\_FB\_VDD
- =PPIV8\_FB\_VDDQ

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR	
RESETS Provided by GPU	RAM_DIFF	RAM_DIFF	FB_A_CLK_0	FB A CLKDDR 0 P 48 49
	RAM_DIFF	RAM_DIFF	FB_A_CLK_0	FB A CLKDDR 0 N 48 49
	RAM_DIFF	RAM_DIFF	FB_A_CLK_1	FB A CLKDDR 1 P 48 49
	RAM_DIFF	RAM_DIFF	FB_A_CLK_1	FB A CLKDDR 1 N 48 49
	RAM	RAM		FB A_CKE 48 49
	RAM	RAM		FB A_CS_L 48 49
	RAM	RAM		FB A_ADDR<11..0> 48 49
	RAM	RAM		FB A_BA<1..0> 48 49
	RAM	RAM		FB A_RAS_L 48 49
	RAM	RAM		FB A_CAS_L 48 49
	RAM	RAM		FB A_WE_L 48 49
	RAM	RAM		FB A_DQS<7..0> 48 49
	RAM	RAM		FB A_DQM<7..0> 48 49
	RAM	RAM		FB A_DQ<63..0> 48 49
	RAM	RAM		FB A_DQ<63..0> 48 49
	RAM	RAM		FB A_DQ<63..0> 48 49

GPU Frame Buffer A

SYNC\_MASTER=N/A SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6929		C
SCALE	NONE	SHT	OF	
		62	115	



Page Notes

Power aliases required by this page:

- =PPIV8\_FB\_VDD
- =PPIV8\_FB\_VDDQ

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR	
R200	RAM_DIFF	RAM_DIFF	FB_B_CLK_0	FB_B_CLKDDR_0_P 48 50
				FB_B_CLKDDR_0_N 48 50
R201	RAM_DIFF	RAM_DIFF	FB_B_CLK_1	FB_B_CLKDDR_1_P 48 50
				FB_B_CLKDDR_1_N 48 50
R202	RAM	RAM		FB_B_CKE 48 50
				FB_B_CS_L 48 50
R203	RAM	RAM		FB_B_ADDR<11..0> 48 50
				FB_B_BA<1..0> 48 50
R204	RAM	RAM		FB_B_RAS_L 48 50
				FB_B_CAS_L 48 50
R205	RAM	RAM		FB_B_WE_L 48 50
				FB_B_DQS<7..0> 48 50
R206	RAM	RAM		FB_B_DOM<7..0> 48 50
				FB_B_DQ<63..0> 48 50

GPU Frame Buffer B

SYNC\_MASTER=N/A SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

8

7

6

5

4

3

2

1

## Page Notes

Power aliases required by this page:







- =PP3V3\_GPU\_GPIOS  
- =PP2V5\_PVDD  
- =PP1V8\_GPU\_LVDS\_PLL

Signal aliases required by this page:

- =I2C\_GPU\_TMDS\_SDA - I2C data line for external TMDS transmitters  
- =I2C\_GPU\_TMDS\_SCL - I2C clock line for external TMDS transmitters

BOM options provided by this page:

(NONE)



## GPU (M11) GPIOs/Straps

SYNC\_MASTER=N/A

SYNC\_DATE=N/A

## NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

DRAWING NUMBER

REV.

D

051-6929

C

SCALE

SHT

OF

115

8

7

6

5

4

3

2

1

Page Notes

Power aliases required by this page:

- =PP3V3\_GPU\_CLOCKS
- =PP3V3\_GPU\_PWRSEQ
- =PPVIN\_GPU\_LVDDR\_LDO
- =PP2V5\_GPU\_PWRSEQ
- =PP2V5\_GPU\_LVDDR\_LDO
- =PP1V8\_GPU\_PWRSEQ
- =PP1V5\_GPU\_PWRSEQ



Signal aliases required by this page:

(NONE)


BOM options provided by this page:

- GPU\_SS
- GPU\_LVDDR\_2V8


NET_TYPE					
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR		
R650	ATI_CLK27M	CLOCK	CLOCK	ATI_CLK27M_R	52
R64	ATI_CLK27M	CLOCK	CLOCK	ATI_CLK27M	51 52
R65	ATI_CLK27M	CLOCK	CLOCK	ATI_CLK27M_SSIN	52
R61	ATI_CLK27M_SS	CLOCK	CLOCK	ATI_CLK27M_SS_R	52
R62	ATI_CLK27M_SS	CLOCK	CLOCK	ATI_CLK27M_SS	51 52



M11 Power Shutdown Sequencing



LVDDR 2.8V LDO



PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1188	353S1140	GPU_LVDDR_2V8	U6530	Primary in 2.77V/kit in 2.82V

GPU (M11) Clocks/Misc

SYNC\_MASTER=N/A SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	C
SCALE	SHT	OF
NONE	65	115

8

7

6

5

4

3

2

1

## Page Notes

Power aliases required by this page:

- =PP2V5\_GPU\_A2VDD - =PP1V8\_GPU\_AVDD  
- =PP1V8\_GPU\_TPVDV - =PP3V3\_GPU\_GPIOS


Signal aliases required by this page:

(NONE)

BOM options provided by this page:

- DVO\_1V5 - GPU\_VDDR4\_3V3  
- DVO\_1V8 - DVO\_3V3

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		DIFFERENTIAL_PAIR	
	SPACING	PHYSICAL		
R100	DVO	DVO		GPU DVOD R<23..0> 2 53 53
R100	DVO	DVO		GPU DVO HSYNC R 6 53
R100	DVO	DVO		GPU DVO VSYNC R 6 53
R100	DVO	DVO		GPU DVO DE R 6 53
R100	DVO	DVO		GPU DVO CLKP R 6 53
R100	LVDS_DATA	LVDS	LVDS_U0	LVDS U0_P 7 53 56
R100	LVDS_DATA	LVDS	LVDS_U0	LVDS U0_N 7 53 56
R100	LVDS_DATA	LVDS	LVDS_U1	LVDS U1_P 7 53 56
R100	LVDS_DATA	LVDS	LVDS_U1	LVDS U1_N 7 53 56
R100	LVDS_DATA	LVDS	LVDS_U2	LVDS U2_P 7 53 56
R100	LVDS_DATA	LVDS	LVDS_U2	LVDS U2_N 7 53 56
R100	LVDS_CLK_UPPER	LVDS	LVDS_UCLK	CLKLVDS U_P 7 53 56
R100	LVDS_CLK_UPPER	LVDS	LVDS_UCLK	CLKLVDS U_N 7 53 56
R100	LVDS_DATA	LVDS	LVDS_L0	LVDS L0_P 7 53 56
R100	LVDS_DATA	LVDS	LVDS_L0	LVDS L0_N 7 53 56
R100	LVDS_DATA	LVDS	LVDS_L1	LVDS L1_P 7 53 56
R100	LVDS_DATA	LVDS	LVDS_L1	LVDS L1_N 7 53 56
R100	LVDS_DATA	LVDS	LVDS_L2	LVDS L2_P 7 53 56
R100	LVDS_DATA	LVDS	LVDS_L2	LVDS L2_N 7 53 56
R100	LVDS_CLK_LOWER	LVDS	LVDS_LCLK	CLKLVDS L_P 7 53 56
R100	LVDS_CLK_LOWER	LVDS	LVDS_LCLK	CLKLVDS L_N 7 53 56
R100	VGA	VGA		GPU VGA_R 53 57
R100	VGA	VGA		GPU VGA_G 53 57
R100	VGA	VGA		GPU VGA_B 53 57
R100	VGA_CONN	VGA_CONN		VGA_R 57
R100	VGA_CONN	VGA_CONN		VGA_G 57
R100	VGA_CONN	VGA_CONN		VGA_B 57
R100	TV	TV		GPU TV_Y 53 57
R100	TV	TV		GPU TV_C 53 57
R100	TV	TV		GPU TV_COMP 53 57
R100	TV_CONN	TV_CONN		TV_Y 57
R100	TV_CONN	TV_CONN		TV_C 57
R100	TV_CONN	TV_CONN		TV_COMP 57



## GPU (M11) DVI/DAC Outputs

SYNC\_MASTER=N/A

SYNC\_DATE=N/A

## NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE DRAWING NUMBER REV.

D

051-6929

C

SCALE NONE


SHT

OF

66

115





8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D

Net Physical Type: TMDS

C

B

## A

One for each of: GPU\_DVOD<12..23>



Place C6836/C6837  
at pin 28.


```
PP3V3 SI S VCC
MIN_LINE_WIDTH=0.38 mm
MIN_NECK_WIDTH=0.2 mm
VOLTAGE=3.3V
```



## C



## A




NOTICE OF PROPRIETARY PROPERTY




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	C
SCALE	SHT	OF
NONE	68	115

LCD (LVDS) INTERFACE



INVERTER INTERFACE



Internal Display Conns

SYNC\_MASTER=N/A SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING



I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6929	C
SCALE		SHT	OF
NONE		69	115

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	SPACING	PHYSICAL	
<b>TEST0</b>	TMD5_CONN	TMD5_CONN	TMD5_CONN_CLK
<b>TEST0</b>	TMD5_CONN	TMD5_CONN	TMD5_CONN_CLK
<b>TEST0</b>	TMD5_CONN	TMD5_CONN	TMD5_CONN_D0
<b>TEST0</b>	TMD5_CONN	TMD5_CONN	TMD5_CONN_D0
<b>TEST0</b>	TMD5_CONN	TMD5_CONN	TMD5_CONN_D1
<b>TEST0</b>	TMD5_CONN	TMD5_CONN	TMD5_CONN_D1
<b>TEST0</b>	TMD5_CONN	TMD5_CONN	TMD5_CONN_D2
<b>TEST0</b>	TMD5_CONN	TMD5_CONN	TMD5_CONN_D2
<b>TEST0</b>	TMD5_CONN	TMD5_CONN	TMD5_CONN_D3
<b>TEST0</b>	TMD5_CONN	TMD5_CONN	TMD5_CONN_D3
<b>TEST0</b>	TMD5_CONN	TMD5_CONN	TMD5_CONN_D4
<b>TEST0</b>	TMD5_CONN	TMD5_CONN	TMD5_CONN_D4
<b>TEST0</b>	TMD5_CONN	TMD5_CONN	TMD5_CONN_D5
<b>TEST0</b>	TMD5_CONN	TMD5_CONN	TMD5_CONN_D5





## S-VIDEO/COMP OUT INTERFACE


Place GND shorts at  
graphics controller




TMDS FILTERING  
PLACE CLOSE TO CONNECTOR

DVI DDC CURRENT LIMIT  
(55mA requirement per DVI spec)

## DVI INTERFACE



## DVI POWER SWITCH



External Display Conns
------------------------

SYNC MASTER=N/A SYNC DATE=

## NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER
------	----------------




APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
------	----------------	------

D	051	6939	0
---	-----	------	---


051-0525	
----------	--

SCALE	SHT	OF	11
-------	-----	----	----










NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
E15	CLOCK	CLOCK	

=PCI\_CLK33M\_CBUS 11 61

MAKE SURE VCC AND VPP ARE WIDE PLANE/TRACES TO MINIMIZE INDUCTANCE!

PC CARD/CARDBUS CONNECTOR

CRITICAL  
J7490  
QT500806-L121-9F  
W-ST-SM



Cardbus

SYNC\_MASTER=N/A SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE DRAWING NUMBER REV.

D

051-6929

C

SCALE NONE

SHT

OF

74 115



ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
10	CLOCK	CLOCK	

## Page Notes

Power aliases required by this page:

- =PPVIO\_PCI (to 3.3V or 5V)
- =PP3V3\_PCI\_USB2 (D3cold rail)


Signal aliases required by this page:

- =PCI\_CLK33M\_USB2
- =PCI\_USB2\_REQ\_L
- =PCI\_USB2\_GNT\_L
- =PCI\_USB2\_INT\_L
- =PCI\_USB2\_IDSEL
- =PCI\_USB2\_RESET\_L

```
BOM options provided by this page:
- USB2_NEC
```

```
PCI Devices implemented on this page:
AD27 (Slot "G") - USB2 (0x1033/0x0035)
```

NOTE: This USB2 implementation supports D3cold.



NEC USB2	
SYNC_MASTER=N/A	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	



SIZE D	DRAWING NUMBER 051-6929	REV. C
SCALE NONE	SHT 75	OF 115



D

C

B

A

D



C

B

A

HDD CONNECTOR

ODD CONNECTOR



ATA Connectors  
Q16C/516S0357/M-ST-SM2-LF  
Q41C/516S0335/M-ST-SM1-LF

HDD/ODD Connectors

SYNC\_MASTER=N/A

SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6929	C
SCALE		SHT	OF
NONE		82	115



ELECTRICAL_CONSTRAINT_SET	NET_TYPE				
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR		
[PROVIDED BY LINK PAGE]	CLOCK	CLOCK		ENET_CLK125M_GBE_REF_R	66
[PROVIDED BY LINK PAGE]	CLOCK	CLOCK		ENET_CLK125M_RX_R	66
[PROVIDED BY LINK PAGE]	CLOCK	CLOCK		ENET_CLK25M_TX_R	66
ENETCONN	ENETCONN	ENETCONN	ENETCONN_0	ENETCONN_0_P	66 67
ENETCONN	ENETCONN	ENETCONN	ENETCONN_0	ENETCONN_0_N	66 67
ENETCONN	ENETCONN	ENETCONN	ENETCONN_1	ENETCONN_1_P	66 67
ENETCONN	ENETCONN	ENETCONN	ENETCONN_1	ENETCONN_1_N	66 67
ENETCONN	ENETCONN	ENETCONN	ENETCONN_2	ENETCONN_2_P	66 67
ENETCONN	ENETCONN	ENETCONN	ENETCONN_2	ENETCONN_2_N	66 67
ENETCONN	ENETCONN	ENETCONN	ENETCONN_3	ENETCONN_3_P	66 67
ENETCONN	ENETCONN	ENETCONN	ENETCONN_3	ENETCONN_3_N	66 67
VESTA_CLK25M_XTAL	XTAL	XTAL		VESTA_CLK25M_XTALI	66
XTAL	XTAL			VESTA_CLK25M_XTALO	66
XTAL	XTAL			VESTA_CLK25M_XTALO_R	66

## Page Notes

Power aliases required by this page:

- =PP2V5\_ENETFW  
- =PP1V2\_ENETFW

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)


Net Spacing Type: ENET\_MDI

Time To Line: 0.38 nms  
Length Tolerance: 50 mils  
Primary Max Sep: 5 mils  
Secondary Max Sep: 100 mils  
Secondary Length: 500 mils

NOTE: Target differential impedance for  
ENET data pairs is 100 ohms.

## Vesta Ethernet LowPwr









Disables Vesta Ethernet Circuit















Circuit ensures Vesta LOWPWR signal is low when  
Vesta RESET\* is asserted, and allows LOWPWR to  
assert when ethernet link is unpowered.

### Vesta Config Straps:

PHYA<4..0> - PHY Address Select (Internal Pull-downs)	MANMS - Manual Master/Slave Configuration Select Sets manual master/slave configuration enable bit (Internal Pull-down)																																
EN_10B - TBI Interface Select 1 - TBI/RTBI Mode 0 - GMII/RGMII Mode (Internal Pull-down)	HUB - Repeater Select Sets Hub/DTE bit and master/slave configuration value bit (Internal Pull-down)																																
RGMIIEN - RGMII Enable 1 - RGMII/RTBI Mode 0 - GMII/TBI Mode (Internal Pull-down)	ER - Edge Rate Select 1 - Rise time approx. 5 ns 0 - Rise time approx. 4 ns (Internal Pull-down)																																
FDX - Full-Duplex Select Sets manual duplex mode bit (Internal Pull-up)	AN_EN - Auto-Negotiation Select 1 - Auto-negotiation enabled 0 - Auto-negotiation disabled (Internal Pull-up)																																
F1000 - Speed Select See table below (Internal Pull-up)	TXC_RXC_DELAY 1 - If RGMII Mode enabled, RXC clock and GTCLK are delayed by 1.9 ns (Internal Pull-down)																																
SPD0 - Speed Select See table below (Internal Pull-down)																																	
<table><tr><th>AN_EN</th><th>F1000</th><th>SPD0</th><th>Description</th></tr><tr><td>0</td><td>0</td><td>0</td><td>Force 10BASE-T</td></tr><tr><td>0</td><td>0</td><td>1</td><td>Force 100BASE-TX</td></tr><tr><td>0</td><td>1</td><td>X</td><td>Force 1000BASE-T (test use only)</td></tr><tr><td>1</td><td>0</td><td>0</td><td>Auto-negotiate advertise 10BASE-T</td></tr><tr><td>1</td><td>0</td><td>1</td><td>Auto-negotiate advertise 10/100BASE-TX</td></tr><tr><td>1</td><td>1</td><td>0</td><td>Auto-negotiate advertise 10/100/1000BASE-T</td></tr><tr><td>1</td><td>1</td><td>1</td><td>Auto-negotiate advertise 1000BASE-T</td></tr></table>		AN_EN	F1000	SPD0	Description	0	0	0	Force 10BASE-T	0	0	1	Force 100BASE-TX	0	1	X	Force 1000BASE-T (test use only)	1	0	0	Auto-negotiate advertise 10BASE-T	1	0	1	Auto-negotiate advertise 10/100BASE-TX	1	1	0	Auto-negotiate advertise 10/100/1000BASE-T	1	1	1	Auto-negotiate advertise 1000BASE-T
AN_EN	F1000	SPD0	Description																														
0	0	0	Force 10BASE-T																														
0	0	1	Force 100BASE-TX																														
0	1	X	Force 1000BASE-T (test use only)																														
1	0	0	Auto-negotiate advertise 10BASE-T																														
1	0	1	Auto-negotiate advertise 10/100BASE-TX																														
1	1	0	Auto-negotiate advertise 10/100/1000BASE-T																														
1	1	1	Auto-negotiate advertise 1000BASE-T																														




CRYSTAL LOAD CAPACITANCE IS 20PF



## I2BORG SPECIFIC

Not convention-compliant,  
'=VESTA\_' should be  
replaced with 'ENET\_'  
(6 nets)



## Vesta Ethernet PHY

SYNC\_MASTER=N/A SYNC\_DATE=N/A


### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	C
SCALE	SHT	OF
NONE	85	115



Ethernet Connector

SYNC\_MASTER=N/A

SYNC\_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6929		C
SCALE		SHT	OF	
NONE		86	115	

D

## C

B

A

SYNC_MASTER=N/A	SYNC_DATE=N/A
-----------------	---------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT  
II NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-6929	C
SCALE	SHT	OF
NONE	88	115





ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR	
PROVIDED	FW	FW	FW_PORT1_TPA_FL	FW_PORT1_TPA_P_FL 70
	FW	FW	FW_PORT1_TPA_N_FL	FW_PORT1_TPA_N_FL 70
BY	FW	FW	FW_PORT1_TPB_FL	FW_PORT1_TPB_P_FL 70
	FW	FW	FW_PORT1_TPB_N_FL	FW_PORT1_TPB_N_FL 70
PHY	FW	FW	FW_PORT2_TPA_FL	FW_PORT2_TPA_P_FL 70
	FW	FW	FW_PORT2_TPA_N_FL	FW_PORT2_TPA_N_FL 70
PAGE	FW	FW	FW_PORT2_TPB_FL	FW_PORT2_TPB_P_FL 70
	FW	FW	FW_PORT2_TPB_N_FL	FW_PORT2_TPB_N_FL 70

## Page Notes

Power aliases required by this page:

- \_PPFW\_PORT1  
- \_PPFW\_PORT2  
- \_PPFW\_PORT3  
- \_PP3V3\_FW  
- \_GND\_CHASSIS\_FW\_PORT1  
- \_GND\_CHASSIS\_FW\_PORT2  
- \_GND\_CHASSIS\_FW\_PORT3

Signal aliases required by this page:  
(NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.


BOM options provided by this page:  
(NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.


1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)

## Termination


Place close to FireWire PHY




3rd TPA/TPB pair unused




## ESD Rail




## "Snapback" & "Late VG" Protection




## Cable Power



## "Snapback" & "Late VG" Protection



## PORT 2 1394A



## FireWire Ports

SYNC\_MASTER=N/A SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE DRAWING NUMBER

D 051-6929 C

SCALE NONE SHT OF 90 115



FireWire Series Term

SYNC\_MASTER=N/A

SYNC\_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6929		C
SCALE		SHT	OF	
NONE		91	115	





ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		SPACING	PHYSICAL	DIFFERENTIAL_PAIR	
E30	ELECTRICAL_CONSTRAINT_SET PROVIDED BY 12 PAGES	USB2	USB2	USB2_NEC_0	
E31		USB2	USB2	USB2_NEC_0	
E32		USB2	USB2	USB2_NEC_1	
E33		USB2	USB2	USB2_NEC_1	
E34		USB2	USB2	USB2_NEC_2	
E35		USB2	USB2	USB2_NEC_2	
E36		USB2	USB2	USB2_NEC_3	
E37		USB2	USB2	USB2_NEC_3	
E40		USB2_NEC_XTAL	XTAL	XTAL	
E41			XTAL	XTAL	
E42			XTAL	XTAL	

## Page Notes

Power aliases required by this page:

- =PP3V3\_PWRON\_USB2

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

USB2\_NEC

Net Spacing Type: USB2

NOTE: Target differential impedance for USB2 data pairs is 90 ohms.


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0087	1	XTAL,CER,30.0000MHZ,LW PROF,8X4.5MM,GND	Y9345	CRITICAL	USB2_NEC

NEC USB2 Interface	
SYNC_MASTER=N/A	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	C
SCALE	SHT	OF
NONE	93	115



[illegible]

	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1

TABLE_SPACING_RULE								
TABLE_SPACING_RULE								
DVO	151	*	0.15 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD	
TABLE_PHYSICAL_RULE								
TABLE_PHYSICAL_RULE								
DVO	*	=STANDARD	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE			
TABLE_SPACING_RULE								
TABLE_SPACING_RULE								
TV	151	*	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	
TABLE_SPACING_RULE								
TV_CONN	151	*	=TV	=TV	=TV	=TV	=TV	
TABLE_PHYSICAL_RULE								
TABLE_PHYSICAL_RULE								
TV	*	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE			
TABLE_PHYSICAL_RULE								
TV_CONN	*	=TV	=TV	=TV	=TV			
TABLE_SPACING_RULE								
TABLE_SPACING_RULE								
VGA	151	*	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	
TABLE_SPACING_RULE								
VGA_CONN	151	*	=VGA	=VGA	=VGA	=VGA	=VGA	
TABLE_PHYSICAL_RULE								
TABLE_PHYSICAL_RULE								
VGA	*	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE			
TABLE_PHYSICAL_RULE								
VGA_CONN	*	=VGA	=VGA	=VGA	=VGA			
TABLE_SPACING_RULE								
TABLE_SPACING_RULE								
LVDS	151	*		=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	
TABLE_PHYSICAL_RULE								
TABLE_PHYSICAL_RULE								
LVDS	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF			
TABLE_SPACING_RULE								
TABLE_SPACING_RULE								
TMDS	251	*	0.25 MM	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	
TABLE_SPACING_RULE								
TMDS_CONN	=TMDS	*	=TMDS	=TMDS	=TMDS	=TMDS	=TMDS	
TABLE_PHYSICAL_RULE								
TABLE_PHYSICAL_RULE								
TMDS	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF			
TABLE_PHYSICAL_RULE								
TMDS_CONN	*	=TMDS	=TMDS	=TMDS	=TMDS			
TABLE_SPACING_RULE								
TABLE_SPACING_RULE								
THERM	251	*	0.25 MM	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	
TABLE_PHYSICAL_RULE								
TABLE_PHYSICAL_RULE								
THERM	*	Y	0.25 MM	=100_OHM_DIFF	=100_OHM_DIFF			

DVO

S-VIDEO

VGA

LVDS

TMDS

THERM

Spacing & Physical Constraints 2

SYNC\_MASTER=N/A

SYNC\_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	C
SCALE	SHT	OF
NONE	111	115

A



[illegible]

[illegible]

[illegible]